DM54L73 - Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
National Semiconductor (now Texas Instruments)
General Description
This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs The J and K data is processed by the flip-flops after a complete clock pulse While the clock is low the slave is isolated from the master On the positive transition of the clock the data from the
The following content is an automatically extracted verbatim text
from the original manufacturer datasheet and is provided for reference purposes only.
View original datasheet text
DM54L73 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
August 1989
DM54L73 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
General Description
This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs The J and K data is processed by the flip-flops after a complete clock pulse While the clock is low the slave is isolated from the master On the positive transition of the clock the data from the J and K inputs is transferred to the master While the clock is high the data from the J and K inputs are disabled On the negative transition of the clock the data from the master is transferred to the slave The logic states of the J and K inputs must not be allowed to change while the clock is high Data is tr
DM54L73 Datasheet
